

Switching Regulator for Chopper Type DC/DC Converter

REJ03F0056-0200Z (Previous: ADE-204-019A) Rev.2.0 Sep.18.2003

### Description

HA16116FP/FPJ and HA16121FP/FPJ are dual-channel PWM switching regulator controller ICs for use in chopper-type DC/DC converters.

This IC series incorporates totem pole gate drive circuits to allow direct driving of a power MOS FET. The output logic is preset for booster, step-down, or inverting control in a DC/DC converter. This logic assumes use of an N-channel power MOS FET for booster control, and a P-channel power MOS FET for step-down or inverting control.

HA16116 includes a built-in logic circuit for step-down control only, and one for use in both step-down and inverting control. HA16121 has a logic circuit for booster control only and one for both step-down and inverting control.

Both ICs have a pulse-by-pulse current limiter, which limits PWM pulse width per pulse as a means of protecting against overcurrent, and which uses an on/off timer for intermittent operation. Unlike conventional methods that use a latch timer for shutdown, when the pulse-by-pulse current limiter continues operation beyond the time set in the timer, the IC is made to operate intermittently (flickering operation), resulting in sharp vertical setting characteristics. When the overcurrent condition subsides, the output is automatically restored to normal.

The dual control circuits in the IC output identical triangle waveforms, for completely synchronous configuring a compact, high efficiency dual-channel DC/DC converter, with fewer external components than were necessary previously.

#### Functions

- 2.5 V reference voltage (Vref) regulator
- Triangle wave form oscillator
- Dual overcurrent detector
- Dual totem pole output driver
- UVL (under voltage lock out) system
- Dual error amplifier
- Vref overvoltage detector
- Dual PWM comparator



#### Features

- Wide operating supply voltage range\* (3.9 V to 40.0 V)
- Wide operating frequency range (600 kHz maximum operation)
- Direct power MOS FET driving (output current ±1 A peak in maximum rating)
- Pulse-by-pulse overcurrent protection circuit with intermittent operation function (When overcurrent state continues beyond time set in timer, the IC operates intermittently to prevent excessive output current.)
- Grounding the ON/OFF pin turns the IC off, saving power dissipation. (HA16116:  $I_{OFF} = 10 \ \mu A \ max.$ ; HA16121:  $I_{OFF} = 150 \ \mu A \ max.$ )
- Built-in UVL circuit (UVL voltage can be varied with external resistance.)
- Built-in soft start and quick shutoff functions

Note: The reference voltage 2.5 V is under the condition of  $V_{IN} \ge 4.5$  V.


#### **Ordering Information**

#### Hitachi Control ICs for Chopper-Type DC/DC Converters

	Product	Channel	Control Fu	unctions			Overcurrent		
Channels	Number	No.	Step-Up	Step-Down	Inverting	Output Circuits	Protection		
Dual	HA17451	Ch 1	0	0	0	Open collector	SCP with timer (latch)		
		Ch 2	О	О	О	-			
Single	HA16114	_	_	О	О	Totem pole	Pulse-by-pulse		
	HA16120	_	О	_	_	power MOS FET	current limiter and		
Dual	HA16116	Ch 1	_	О	О	unver	intermittent operation by on/off timer		
		Ch 2	_	0	_	-	- <b>,</b>		
	HA16121	Ch 1	_	О	О	-			
		Ch 2	О	—	_				



#### **Pin Arrangement**





#### **Pin Functions**


Pin No.	Symbol	Function	
1	S.GND	Signal circuitry*1 ground	
2	C <sub>T</sub>	Timing capacitance (triangle wave oscillator output)	
3	R <sub>τ</sub>	Timing resistance (for bias current synchronization)	
4	IN(+)1	Error amp. noninverting input (1)	Channel 1
5	IN(–)1	Error amp. inverting input (1)	
6	E/O1	Error amp. output (1)	
7	DB1	Dead band timer off period adjustment input (1)	
8	CL1	Overcurrent detection input (1)	
9	OUT1	PWM pulse output (1)	
10	P.GND	Output stage*1 ground	
11	P.V <sub>IN</sub>	Output stage*1 power supply input	
12	OUT2	PWM pulse output (2)	Channel 2
13	CL2	Overcurrent detection input (2)	
14	DB2	Dead band timer off period adjustment input (2)	
15	E/O2	Error amp. output (2)	
16	IN(–)2	Error amp. inverting input (2)*2	
17	ON/OFF	IC on/off switch input (off when grounded)	
18	TIM	Setting of intermittent operation timing when overcurrent is detected (collector input of timer transistor)	Ł
19	Vref	2.5 V reference voltage output	
20	S.V <sub>IN</sub>	Signal circuitry*1 power supply input	

Notes: 1. Here "output stage" refers to the power MOS FET driver circuits, and "signal circuitry" refers to all other circuits on the IC. Note that this IC is not protected against reverse insertion, which can cause breakdown of the IC between V<sub>IN</sub> and GND. Be careful to insert the IC correctly.

2. Noninverting input of the channel 2 error amp is connected internally to Vref.




### **Block Diagram**






#### **Function and Timing Chart**





### **Determining External Component Constants (pin usage)**

Constant settings are explained for the following items.



#### 1. Oscillator Frequency (f<sub>osc</sub>) Setting

Figure 1.1 shows an equivalent circuit for the triangle wave oscillator.




Figure 1.1 Equivalent Circuit for the Triangle Wave Oscillator



The triangle wave is a voltage waveform used as a reference in creating a PWM pulse. This block operates according to the following principles. A constant current  $I_o$ , determined by an external timing resistor  $R_r$ , is made to flow continuously to external timing capacitor  $C_r$ . When the  $C_r$  pin voltage exceeds the comparator threshold voltage  $V_{\mu}$ , the comparator output causes a switch to operate, discharging a current  $I_o$  from  $C_r$ . Next, when the  $C_r$  pin voltage drops below threshold voltage  $V_L$ , the comparator output again causes the switch to operate, stopping the  $I_o$  discharge. The triangle wave is generated by this repeated operation.

Note that  $I_o = 1.1 \text{ V/R}_T$ . Since the  $I_o$  current mirror circuit has a very limited current producing ability,  $R_T$  should be set to  $\geq 5 \text{ k}\Omega$  ( $I_o \geq 220 \text{ }\mu\text{A}$ ).

With this IC series,  $V_{H}$  and  $V_{L}$  of the triangle wave are fixed internally at about 1.6 V and 1.0 V by the internal resistors  $R_{A}$ ,  $R_{B}$ , and  $R_{C}$ . The oscillator frequency can be calculated as follows.

$$f_{OSC} = \frac{1}{t_1 + t_2 + t_3}$$
Here,  

$$t_1 = \frac{C_T \cdot (V_H - V_L)}{1.1 \text{ V/R}_T} = \frac{C_T \text{ R}_T \cdot (V_H - V_L)}{1.1 \text{ V}}$$

$$t_2 = \frac{C_T \cdot (V_H - V_L)}{(2 - 1) \times 1.1 \text{ V/R}_T} = \frac{C_T \text{ R}_T \cdot (V_H - V_L)}{1.1 \text{ V}} = t_1$$

$$V_H - V_L = 0.6 \text{ V}$$

$$t_1 = t_2 = \frac{0.6}{1.1} \text{ C}_T \text{ R}_T$$

 $t_3 \approx 0.8 \ \mu s$  (comparator delay time in the oscillator)

Accordingly,

$$f_{OSC} \approx \frac{1}{2t_1 + t_3} \approx \frac{1}{1.1 C_T R_T + 0.8 \,\mu s}$$
 [Hz]

Note that the value of  $f_{osc}$  may differ slightly from the above calculation depending on the amount of delay in the comparator circuit. Also, at high frequencies this comparator delay can cause triangle wave overshoot or undershoot, skewing the dead band threshold. Confirm the actual value in implementation and adjust the constants accordingly.



#### 2. DC/DC Converter Output Voltage Setting and Error Amp Usage

**2.1** Positive Voltage Booster ( $V_0 > V_{IN}$ ) or Step-Down ( $V_{IN} > V_0 > Vref$ )

Use 
$$V_0 = \frac{R_1 + R_2}{R_2} \cdot Vref$$
 (V)

Booster output is possible only at channel 2 of HA16121. For step-down output, both channels of HA16116 or channel 1 of HA16121 are used.




Figure 2.1

#### **2.2** Negative Voltage ( $V_o < Vref$ ) for Inverting Output

Use 
$$V_0 = -Vref \cdot \left(\frac{R_1}{R_1 + R_2} \cdot \frac{R_3 + R_4}{R_3} - 1\right)$$
 (V)

Channel 1 is used for inverting output on both ICs.




Figure 2.2 Inverting Output

#### 2.3 Error Amplifier

Figure 2.3 shows an equivalent circuit of the error amplifier. The error amplifier on these ICs is configured of a simple NPN transistor differential input amplifier and the output circuit of a constant-current driver.

This amplifier features wide bandwidth ( $f_T = 4 \text{ MHz}$ ) with open loop gain kept to 50 dB, allowing stable feedback to be applied when the power supply is designed. Phase compensation is also easy.

Both HA16116 and HA16121 have a noninverting input (IN(+)) pin, in order to allow use of the channel 1 error amplifier for inverting control. The channel 2 error amplifier, on the other hand, is used for stepdown control in HA16116 and booster control in HA16121; so the channel 2 noninverting input is connected internally to Vref.




Figure 2.3 Error Amplifier Equivalent Circuit

#### 3. Dead Band (DB) Duty and Soft Start Setting (common to both channels)

#### 3.1 Dead Band Duty Setting

Dead band duty is set by adjusting the DB pin input voltage ( $V_{DB}$ ). A convenient means of doing this is to connect two external resistors to the Vref of this IC so as to divide  $V_{DB}$  (see figure 3.1).

$$\begin{split} V_{DB} = Vref \times \frac{R_2}{R_1 + R_2} \quad (V) \\ Duty (DB) &= \frac{V_{TH} - V_{DB}}{V_{TH} - V_{TL}} \\ \times 100 \; (\%) \; \cdots \; \text{This applies when } V_{DB} > V_{TL}. \\ If \; V_{DB} < V_{TL}, \; \text{there is no PWM output.} \\ \text{Here, } \; T &= \frac{1}{f_{OSC}} \\ \text{Note: } \quad V_{_{TH}}: \; 1.6 \; V \; (Typ) \\ V_{_{TL}}: \; 1.0 \; V \; (Typ) \\ \text{Vref is typically } 2.5 \; V. \; \text{Select } R_1 \; \text{and } R_2 \; \text{so that } 1.0 \; V \leq V_{_{DB}} \leq 1.6 \; V. \end{split}$$






Figure 3.1 Dead Band Duty Setting

#### 3.2 Soft Start (SST) Setting (each channel)

When the power is turned on, the soft start function gradually raises  $V_{DB}$  (refer to section 3.1), and the PWM output pulse width gradually widens. This function is realized by adding a capacitor  $C_{ST}$  to the DB pin. The function is realized as follows.

In the figure 3.2, the DB pin is clamped internally at approximately 0.8 V, which is 0.2 V lower than the triangle wave  $V_{TL} = 1.0$  V typ.

t<sub>A</sub>: Standby time until PWM pulse starts widening.

 $t_{\rm B}$ : Time during which SST is in effect.

During soft start, the DB pin voltage in the figure below is as expressed in the following equation.

$$\begin{split} V_{SST} &= V_{DB} \cdot \left(1 - e^{\frac{-t - t_{0.8}}{T}}\right), \quad t_{SST} = t_A + t_B \\ \text{Here,} \\ t_{0.8} &= -T \text{ In } \left(1 - \frac{0.8}{V_{DB}}\right), \quad T = C_{ST} \cdot \left(R_1 \, / \! / \, R_2\right) \end{split}$$

How to select values: If the soft start time  $t_{sst}$  is too short, the DC/DC converter output voltage will tend to overshoot. To prevent this, set  $t_{sst}$  to a few tens of ms or above.






Figure 3.2 Soft Start (SST) Setting



#### 4. Totem Pole Output Stage Circuit and Power MOS FET Driving Method

The output stage of this IC series is configured of totem pole circuits, allowing direct connection to a power MOS FET as an external switching device, so long as  $V_{IN}$  is below the gate breakdown voltage.

If there is a possibility that  $V_{IN}$  will exceed the gate breakdown voltage of the power MOS FET, a Zener diode circuit like that shown figure 4.1 or other protective measures should be used. The figure 4.1 shows an example using a P-channel power MOS FET.




Figure 4.1 P-channel Power MOS FET (example)

#### 5. Vref Undervoltage Error Prevention (UVL) and Overvoltage Protection (OVP) Functions

#### 5.1 Operation Principles

The reference voltage circuit is equipped with UVL and OVP functions.

• UVL

In normal operation the Vref output voltage is fixed at 2.5 V. If  $V_{IN}$  is lower than normal, the UVL circuit detects the Vref output voltage with a hysteresis of 1.7 V and 2.0 V, and shuts off the PWM output if Vref falls below this level, in order to prevent malfunction.

• OVP

The OVP circuit protects the IC from inadvertent application of a high voltage from outside, such as if  $V_{IN}$  is shorted. A Zener diode (5.6 V) and resistor are used between Vref and GND for overvoltage detection. PWM output is shut off if Vref exceeds approximately 7.0 V.

Note that the PWM output pulse logic and the precision of the switching regulator output voltage are not guaranteed at an applied voltage of 2.5 V to 7 V.



#### 5.2 Quick Shutoff

When the UVL circuit goes into operation, a sink transistor is switched on as in the figure below, drawing off the excess current. This transistor also functions when the IC is turned off, drawing off current from the  $C_T$ , E/O, and DB pins and enabling quick shutoff.




Figure 5.1 Quick Shutoff



#### 6. Setting of Intermittent Operation Timing when Overcurrent is Detected

#### 6.1 Operation Principles

The current limiter on this IC detects overcurrent in each output pulse, providing pulse-by-pulse overcurrent protection by limiting pulse output whenever an overcurrent is detected. If the overcurrent state continues, the TIM pin and ON/OFF pin can be used to operate the IC intermittently. As a result, a power supply with sharp vertical characteristics can be configured.

The ON/OFF timing for intermittent operation makes use of the hysteresis in the ON/OFF pin threshold voltage  $V_{ON}$  and  $V_{OFF}$ , such that  $V_{ON} - V_{OFF} = V_{BE}$ . Setting method is performed as described on the following pages.  $V_{RE}$  is based-emitter voltage of internal transistor.

Note: When an overcurrent is detected in one channel of this IC but not the other, the pulse-by-pulse current limiter still goes into operation on both channels. Also, when the intermittent operation feature is not used, the TIM pin should be set to open state and the ON/OFF pin pulled up to high level (above  $V_{ON}$ ).




Figure 6.1 Connection Diagram (example)

#### 6.2 Intermittent Operation Timing Chart ( $V_{\text{ON/OFF}}$ only)




Figure 6.2 Intermittent Operation Timing Chart

#### 6.3 Calculating Intermittent Operation Timing

Intermittent operation timing is calculated as follows.

(1)  $T_{_{ON}}$  time (the time until the IC is shut off when continuous overcurrent occurs)

$$\begin{split} \mathsf{T}_{\mathsf{ON}} &= \mathsf{C}_{\mathsf{ON}/\overline{\mathsf{OFF}}} \times \mathsf{R}_{\mathsf{B}} \times \mathsf{In}\left(\frac{3\mathsf{V}_{\mathsf{BE}}}{2\mathsf{V}_{\mathsf{BE}}}\right) \times \left(\frac{1}{1 - \mathsf{On} \ \mathsf{duty}^{\star}}\right) \\ &= \mathsf{C}_{\mathsf{ON}/\overline{\mathsf{OFF}}} \times \mathsf{R}_{\mathsf{B}} \times \mathsf{In1.5} \times \left(\frac{1}{1 - \mathsf{On} \ \mathsf{duty}^{\star}}\right) \approx 0.4 \times \mathsf{C}_{\mathsf{ON}/\overline{\mathsf{OFF}}} \times \mathsf{R}_{\mathsf{B}} \times \left(\frac{1}{1 - \mathsf{On} \ \mathsf{duty}^{\star}}\right) \end{split}$$

(2)  $T_{OFF}$  time (when the IC is off, the time until it next goes on)

$$T_{OFF} = C_{ON/\overline{OFF}} \times (R_A + R_B) \times ln \left( \frac{V_{IN} - 2V_{BE}}{V_{IN} - 3V_{BE}} \right)$$

Where,  $V_{BE} \approx 0.7 V$ 

Note: 1. On duty is the percent of time the IC is on during one PWM cycle when the pulse-by-pulse current limiter is operating.

From the first equation (1) above, it is seen that the shorter the time  $T_{oN}$  when the pulse-by-pulse current limiter goes into effect (resulting in a larger overload), the smaller the value  $T_{oN}$  becomes.

As seen in the second equation (2),  $T_{OFF}$  is a function of  $V_{IN}$ . Further, according to this setting, when  $V_{IN}$  is switched on, the IC goes on only after  $T_{OFF}$  has elapsed.




Figure 6.3



#### 6.4 Examples of Intermittent Operation Timing (calculated values)




Figure 6.4 Examples of Intermittent Operation Timing (1)




Figure 6.5 Examples of Intermittent Operation Timing (2)




Figure 6.6

#### 7. ON/OFF Pin Usage

#### 7.1 IC Shutoff by the ON/OFF Pin

As shown in the figure 7.1, these ICs can be turned off safely by lowering the voltage at the ON/OFF pin to below  $2V_{BE}$ . This feature is used to conserve the power in the power supply system. In off state the IC current consumption ( $I_{OFF}$ ) is 10 µA (Max) for HA16116 and 150 µA (Max) for HA16121.

The ON/OFF pin can also be used to drive logic ICs such as TTL or CMOS with a sink current of 50  $\mu$ A (Typ) at an applied voltage of 5 V. When it is desired to employ this feature along with intermittent operation, an open collector or open drain logic IC should be used.




Figure 7.1 IC Shutoff by the ON/OFF Pin



#### 7.2 Adjusting UVL Voltage (when intermittent operation is not used)

The UVL voltage setting in this IC series can be adjusted externally as shown below.

Using the relationships shown in the figure, the UVL voltage in relation to  $V_{IN}$  can be adjusted by changing the relative values of  $V_{TH}$  and  $V_{TL}$ .

When the IC is operating, transistor  $Q_4$  is off, so  $V_{ON} = 3V_{BE} \approx 2.1$  V. Accordingly, by connecting resistors  $R_c$  and  $R_p$ , the voltage at which UVL is cancelled is as follows.

$$V_{\rm IN} = 2.1 \ \rm V \times \ \frac{R_{\rm C} + R_{\rm D}}{R_{\rm D}}$$

This  $V_{IN}$  is simply the supply voltage at which the UVL stops functioning, so in this state Vref is still below 2.5 V. In order to restore Vref to 2.5 V, a  $V_{IN}$  of approximately 4.3 V should be applied.

With this IC series,  $V_{ON,OFF}$  makes use of the  $V_{BE}$  of internal transistors, so when designing a power supply system it should be noted that  $V_{ON}$  has a temperature dependency of around -6 mV/°C.




Figure 7.2 Adjusting UVL Voltage

#### **Overcurrent Detection Value Setting**

The overcurrent detection value  $V_{TH}$  for this IC series is 0.2 V (Typ) and the bias current is 200  $\mu$ A (Typ) The power MOS FET peak current value before the current limiter goes into operation is derived from the following equation.

$$I_{D} = \frac{V_{TCL} - (R_{F} + R_{CS}) \cdot I_{BCL}}{R_{CS}}$$

Here  $V_{TH} = V_{IN} - V_{CL} = 0.2 \text{ V}$ ,  $V_{CL}$  is a voltage referd on GND.

Note that  $C_F$  and  $R_{CS}$  form a low-pass filter, determined by their time constants, that prevents malfunctions from current spikes when the power MOS FET is turned on or off.




Figure 8.1 Example for Step-Down Use

The sample values given in this figure are calculated from the following equation.

$$I_{D} = \frac{0.2 \text{ V} - (240 \ \Omega + 0.05 \ \Omega) \times 200 \ \mu \text{A}}{0.05 \ \Omega} = 3.04 \ [\text{A}]$$

The filter cutoff frequency is calculated as follows.


$$f_{C} = \frac{1}{2\pi \, C_{F} \, R_{F}} = \frac{1}{6.28 \times 1800 \, pF \times 240 \, \Omega} = 370 \, [\text{kHz}]$$

#### **Absolute Maximum Ratings**

 $(Ta = 25^{\circ}C)$ 

		Rating			
Item	Symbol	HA16116FP, HA16121FP	HA16116FPJ, HA16121FPJ	Unit	
Supply voltage	V <sub>IN</sub>	40	40	V	
Output current (DC)	I <sub>o</sub>	±0.1	±0.1	А	
Output current (peak)	l <sub>o</sub> peak	±1.0	±1.0	А	
Current limiter pin voltage	V <sub>cL</sub>	V <sub>IN</sub>	V <sub>IN</sub>	V	
Error amp input voltage	V	V <sub>IN</sub>	V <sub>IN</sub>	V	
E/O input voltage	V <sub>IE/O</sub>	Vref	Vref	V	
RT pin source current	I <sub>RT</sub>	500	500	μA	
TIM pin sink current	I <sub>TM</sub>	20	20	mA	
Power dissipation*1	P <sub>T</sub>	680* <sup>1</sup>	680* <sup>1</sup>	mW	
Operation temperature range	Topr	-40 to +85	-40 to +85	°C	
Junction temperature	TjMax	125	125	°C	
Storage temperature range	Tstg	-55 to +125	-55 to +125	°C	

Note: 1. This value is based on actual measurements on a 40 × 40 × 1.6 mm glass epoxy circuit board. At a wiring density of 10%, it is the permissible value up to Ta = 45°C, but at higher temperatures this value should be derated by 8.3 mW/°C. At a wiring density of 30% it is the permissible value up to Ta = 64°C, but at higher temperatures it should be derated by 11.1 mW/°C.



#### **Electrical Characteristics**

 $(Ta = 25^{\circ}C, V_{IN} = 12 V, f_{OSC} = 300 \text{ kHz})$ 

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Reference	Output voltage	Vref	2.45	2.50	2.55	V	$I_o = 1 \text{ mA}$
voltage block	Line regulation	Line	—	30	60	mV	$4.5~V \leq V_{_{IN}} \leq 40~V$
DIOCK	Load regulation	Load	_	30	60	mV	$0 \le I_o \le 10 \text{ mA}$
	Output shorting current	I <sub>os</sub>	10	25	_	mA	Vref = 0 V
	Vref OVP voltage	Vrovp	6.2	6.8	7.0	V	
	Output voltage temperature dependence	∆Vref/∆Ta	_	100	_	ppm/°C	
Triangle wave	Maximum oscillator frequency	f <sub>OSCmax</sub>	600	_	_	kHz	
oscillator block	Minimum oscillator frequency	$\mathbf{f}_{OSCmin}$	_		1	Hz	
	Oscillator frequency input voltage stability	$\Delta f_{\rm osc}/\Delta V_{\rm IN}$	_	±1	±3	%	$4.5~V \leq V_{\rm IN} \leq 40~V$
	Oscillator frequency temperature stability	$\Delta f_{osc} / \Delta Ta$	_	±5	_	%	$-20^\circ C \le Ta \le 85^\circ C$
	Oscillator frequency	f <sub>osc</sub>	270	300	330	kHz	$C_{_{T}} = 220 \text{ pF}, \text{ R}_{_{T}} = 10 \text{ k}\Omega$ )
Dead band adjust block	Low-level threshold voltage	$V_{\text{tldb}}$	0.87	0.97	1.07	V	Output on duty 0%
	High-level threshold voltage	$V_{\text{THDB}}$	1.48	1.65	1.82	V	Output on duty 100%
	Threshold differential voltage	$\Delta V_{_{\text{TDB}}}$	0.55	0.65	0.75	V	$\Delta V_{_{TH}} = V_{_{TH}} - V_{_{TL}}$
	Output source current	Osource (DB)	100	150	200	μA	DB pin = 0 V
PWM comparator block	Low-level threshold voltage	$V_{\text{tlcmp}}$	0.87	0.97	1.07	V	Output on duty = 0%
	High-level threshold oltage	$V_{\text{THCMP}}$	1.48	1.65	1.82	V	Output on duty = 100%
	Threshold differential voltage	$\Delta V_{\text{tcmp}}$	0.55	0.65	0.75	V	$\Delta V_{_{TH}} = V_{_{TH}} - V_{_{TL}}$
	Dead band precision	DBdev	-5	0	+5	%	Deviation when $V_{EO} = (V_{TL} + V_{TH})/2,$ duty = 50 %



## **Electrical Characteristics** (cont.)

 $(Ta = 25^{\circ}C, V_{IN} = 12 V, f_{OSC} = 300 \text{ kHz})$ 

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Error amp block	Input offset voltage	$V_{\text{IDEA}}$	_	2	10	mV	
	Input bias current	I <sub>BEA</sub>	_	0.8	2	μA	
	Output sink current	I <sub>Osink (EA)</sub>	28	40	52	μ <b>A</b>	In open loop, $V_1 = 3 V, V_0 = 2 V$
	Output source current	Osource (EA)	28	40	52	μA	In open loop, $V_1 = 2 V, V_0 = 1 V$
	Voltage gain	A <sub>v</sub>	40	50	_	dB	f = 10 kHz
	Unity gain band-width	BW	3	4	_	MHz	
	High-level output voltage	$V_{_{OHEA}}$	2.2	3.0	_	V	I <sub>o</sub> = 10 μA
	Low-level output voltage	$V_{olea}$	_	0.2	0.5	V	I <sub>o</sub> = 10 μA
Overcurrent	Threshold voltage	$V_{\text{TCL}}$	V <sub>IN</sub> -0.22	V <sub>IN</sub> –0.2	V <sub>IN</sub> -0.18	V	
detection block	CL bias current	I <sub>BCL</sub>	150	200	250	μA	$C_{L} = V_{IN}$
DIOCK	Operating time	t <sub>offcl</sub>	_	200	300	ns	$C_{L} = V_{IN} - 0.3 V$
			_	500	600	ns	Applies only to ch 2 of HA16121
Output stage	Output low voltage	V <sub>ol1</sub>	_	0.7	2.2	V	I <sub>osink</sub> = 10 mA Applies only to HA16116
			_	1.6	1.9	V	I <sub>Osink</sub> = 10 mA Applies only to HA1612 <sup>-</sup>
				1.0	1.3	V	I <sub>Osink</sub> = 0 mA Applies only to HA1612 <sup>-</sup>
	Off state low voltage	V <sub>ol2</sub>	_	1.6	1.9	V	$I_{osink} = 1 \text{ mA}$ ON/OFF pin = 0 V Applies only to ch 2 of HA16121
			_	1.0	1.3	V	$I_{osink} = 0 \text{ mA}$ ON/OFF = 0 V Applies only to ch 2 of HA16121
	Output high voltage	V <sub>OH1</sub>	V <sub>IN</sub> -1.9	V <sub>⊪</sub> –1.6	_	V	I <sub>Osource</sub> = 10 mA
			V <sub>IN</sub> -1.3	V <sub>IN</sub> −1.0	_	V	I <sub>Osource</sub> = 0 A
	Off state high voltage	$V_{_{OH2}}$	V <sub>IN</sub> −1.9	V <sub>⊪</sub> −1.6	_	V	I <sub>Osource</sub> = 1 mA ON/OFF pin = 0 V
			V <sub>IN</sub> -1.3	V <sub>IN</sub> -1.0	_	V	I <sub>Osource</sub> = 0 A ON/OFF pin = 0 V
	Rise time	t,	_	70	130	ns	$C_{L} = 1000 \text{ pF} (\text{to V}_{IN})^{*1,*1}$
	Fall time	t,	_	70	130	ns	$C_{L} = 1000 \text{ pF} (\text{to V}_{IN})^{*1,*}$

#### **Electrical Characteristics** (cont.)


 $(Ta = 25^{\circ}C, V_{IN} = 12 V, f_{OSC} = 300 \text{ kHz})$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition	ons
UVL block	$V_{_{\rm IN}}$ high-level threshold voltage	$V_{_{\rm TUH1}}$	3.3	3.6	3.9	V		
	V <sub>IN</sub> low-level threshold voltage	$V_{\scriptscriptstyle TUL1}$	3.0	3.3	3.6	V		
	V <sub>IN</sub> threshold differential voltage	$\Delta V_{_{TU1}}$	0.1	0.3	0.5	V	$\Delta V_{\rm TU1} = V_{\rm TUH1} -$	- V <sub>TUL1</sub>
	Vref high-level threshold voltage	$V_{\scriptscriptstyle TUH2}$	1.7	2.0	2.3	V		
	Vref low-level threshold voltage	$V_{_{TUL2}}$	1.4	1.7	2.0	V		
	Vref threshold differential voltage	$\Delta V_{_{\rm TU2}}$	0.1	0.3	0.5	V	$\Delta V_{TU2} = V_{TUH2} -$	- V <sub>TUL2</sub>
ON/OFF	ON/OFF pin sink current	I <sub>ON/OFF</sub>	_	35	50	μA	ON/OFF pin = 5 V	
block	IC on-state voltage	V <sub>on</sub>	1.8	2.1	2.4	V		
	IC off-state voltage	V	1.1	1.4	1.7	V		
	ON/OFF threshold differential voltage	$\Delta V_{\text{on/OFF}}$	0.5	0.7	0.9	V		
TIM block	TIM pin sink current in steady state	I <sub>tim1</sub>	0	—	10	μA	CL pin = $V_{IN}$ , $V_{TIM}$ = 0.3	
	TIM pin sink current at overcurrent detection	I <sub>TIM2</sub>	10	15	20	mA	$\begin{array}{l} \text{CL pin} = \text{V}_{_{\text{IN}}} - 0.3 \text{ V} \\ \text{V}_{_{\text{TIM}}} = 0.3 \text{ V} \end{array}$	
Common block	Operating current	I <sub>IN</sub>	6.0	8.5	11.1	mA	$C_{L} = 0 \text{ pF} (\text{to } V_{IN})^{*1, *2}$	
			8.5	12.1	15.7	mA	$C_{L} = 500 \text{ pF} (\text{to } V_{IN})^{*1, *2}$	
			11.0	15.7	20.5	mA	C <sub>L</sub> = 1000 pF	(to V <sub>IN</sub> ) *1, *2
	Off current	I <sub>off</sub>	0	_	10	μA	HA16116FP	ON/OFF
			0	120	150	μA	HA16121FP	pin = 0 V

Notes: 1.  $C_L$  is load capacitor for Power MOS FET's gate, and  $C_L = 1000 \text{ pF}$  to GND in the case of HA16121 – ch 2.


2.  $C_{L}$  in channel 2 of HA16121 is connected to GND.

#### **Characteristic Curves**




• Reference Voltage Block (Vref)

• UVL (Low Input Voltage Malfunction Prevention) Block




• Triangle Wave Oscillator Block







#### • Error Amplifier Block



• On Duty Characteristics




#### • Other Characteristics






## **Application Examples (1)**









### **Overall Waveform Timing Diagram (for Application Examples (1))**

### **Application Examples (2) (Some Pointers on Use)**


1. Inductor, Power MOS FET, and Diode Connections



#### 2. Turning Output On and Off while the IC is On




## **Application Examples (3)**



RENESAS

### **Package Dimensions**





#### RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

#### Keep safety first in your circuit designs!

- The party inst in your circuit designs:
  1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
  Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product.
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to eva use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

# **RENESAS SALES OFFICES**

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

#### Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001